Skip to content

Scientific papers

Scaling Logic Locking Schemes to Multi-Module Hardware Designs

Šišejković, D. , Merchant, F. , Reimann, L. M. , Leupers, R.

READ

Inter-Lock: Logic Encryption for Processor Cores Beyond Module Boundaries

Šišejković, D. , Merchant, F. , Leupers, R. , Ascheid, G. , Kegreiß, S.

READ

Control-Lock: Securing Processor Cores Against Software-Controlled Hardware Trojans

Šišejković, D. , Merchant, F. , Leupers, R. , Ascheid, G. , Kegreiß, S.

READ

A Critical Evaluation of the Paradigm Shift in the Design of Logic Encryption Algorithms

Šišejković, D. , Merchant, F. , Leupers, R. , Ascheid, G. , Kiefer, V.

READ

A Unifying Logic Encryption Security Metric

Šišejković, D. , Leupers, R. , Ascheid, G. , Metzner, S.

READ

Exploring the RISC-V Vector Extension for the Classic McEliece Post-Quantum Cryptosystem

S. Pircher; J. Geier; A. Zeh; D. Mueller-Gritschneder

READ

Decoding of (Interleaved) Generalized Goppa Codes

Hedongliang Liu; Sabine Pircher; Alexander Zeh; Antonia Wachter-Zeh

READ